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Email: kboon.lee@sheffield.ac.uk Enhancement-mode AlInN/GaN metal-insulator-semiconductor heterostructure field effect transistors on silicon substrates are reported. The fabricated devices exhibit a threshold voltage of +3V using a fluorine-based plasma treatment technique and gate dielectric. A drain current density of 295mA/mm at a gate bias of +10V is measured. An excellent off-state blocking voltage capability of 630V at leakage current of 1µA/mm and more than 1000V at 10µA/mm is achieved on a device with 20µm gate-drain separation at gate bias of 0V. The dynamic on-resistance is ~2.2 times the DC on-resistance when pulsing from off-state drain bias of 500V.
GaN-based heterostructure field effect transistors (HFETs), particularly AlGaN/GaN, have attracted much attention due to their potential to replace 600 to 1200V silicon-based power switching devices. Indeed, high-power and high-efficiency AlGaN/GaN power switches that exceed the performance of silicon devices have been demonstrated recently. [1] [2] [3] [4] [5] However, AlGaN/GaN devices often suffer from high electric field reliability issues such as the formation of leakage paths through the AlGaN barrier. 6) On the other hand, AlInN has emerged as a promising alternative to AlGaN as a barrier layer, capable of delivering high output current density and low on-resistance owing to its strong spontaneous polarization. [7] [8] [9] [10] In addition, the AlInN alloy can be lattice-matched to GaN, which results in a strain-free barrier layer and potentially offers advantages over AlGaN/GaN in term of reliability. Several groups have reported enhancement-mode AlInN/GaN devices, but these devices exhibit a relatively low threshold voltages, V TH (<+2V), and off-state blocking voltage (<350V). [11] [12] [13] In this letter, we demonstrate enhancement mode metal-insulator-semiconductor AlInN/GaN HFETs (MISHFETs) on silicon substrates using a fluorine-plasma treatment technique. 14) V TH as high as +3.0V and output current of 295mA/mm at a gate bias of +10V are measured. A device with 20µm gate-drain separation shows an off-state blocking voltage (BV) of 630V
and >1000V with a leakage current at 1µA/mm and 10µA/mm, respectively. under the gate 14) and the 20nm SiN x gate dielectric. An output current of 295mA/mm was measured at V GS :+10V and gate current remained below 50nA/mm with the V GS between -6V
and +10V. An on-off ratio as high as ~5x10 7 was obtained. It is noted that a V TH hysteresis of ~0.68V is observed from the bi-directional gate sweeps between -6 and +10V, which is likely caused by electron trapping in the acceptor-like states at the interface between the gate dielectric and GaN cap. 15, 16) This hysteresis effect may be alleviated by employing surface treatment techniques prior to gate dielectric deposition to reduce the interfacial traps. 16) Fig It is noted that the gate leakage current (I GATE ) dominates below 250V and leakage between source and drain terminals (I SOURCE ) surpasses I GATE as V DS increases beyond 250V. Fig. 3(b) shows the leakage current measured from the two-terminal lateral buffer leakage structure with ohmic contacts isolated with a mesa etch. The leakage current is more than an order of magnitude higher in the structure with partially etched UID GaN layer (etch depth of 100nm) compared to the structure with completely etched UID GaN layer (etch depth of 500nm). Fig. 4 .
Dual-pulse measurements were carried out to characterize the dynamic on-resistance of the AlInN/GaN MISHFETs. The devices were held at V GS :0V during the off-state and switched to V GS : +8V during the on-state. During the off-state, V DS up to 500V was applied and the dynamic on-resistance was measured at V DS :0.5V during on-state. The duration of off-state and on-state were set at 500µs and 100µs, respectively and the substrate was grounded. Fig. 5 shows the ratio of dynamic on-resistance to DC on-resistance as a function of applied V DS .
The dynamic on-resistance increases with increasing off-state drain bias and is approximately 2.2 times the DC on-resistance at V DS :500V, attributable to field-assisted charge trapping on the surface and/or in the carbon-doped GaN buffer region between the gate and the drain. 18, 19) Optimization of the field-plate geometry as well as improvement of the GaN buffer design may further reduce the dynamic on-resistance of the devices.
In summary, enhancement-mode AlInN/GaN MISHFETs with a threshold voltage of +3.0V
and a blocking voltage of more than 600V at leakage current of 1µA/mm and 1000V at leakage current of 10µA/mm have been demonstrated using a 6-inch silicon substrate. This is, to our knowledge, the highest threshold voltage and blocking voltage reported in the enhancement-mode AlInN/GaN MISHFETs. Pulsed measurements reveal that the dynamic on-resistance of the AlInN/GaN MISHFETs is nearly 2.2 times the DC value with the incorporation of field plate. These results suggest the excellent potential of AlInN/GaN MISHFETs for power switching applications. (b) Leakage current measured from two-terminal lateral buffer leakage structure with a mesa isolation etch depth of 100 and 500nm. The gap spacing between the isolated pads is 15µm.
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